top of page

Consortium

ACKNOWLEDGMENT: REBECCA project is supported by the Chips Joint Undertaking and its members, including the top-up funding by National Authorities under grant agreement n° 101097224. Funded by the European Union. Views and opinions expressed are however those of the author(s) only and do not necessarily reflect those of the European Union or the granting authority. Neither the European Union nor the granting authority can be held responsible for them.
EN_Co-fundedbytheEU_RGB_WHITE.png
chips_white.png
Logo_white.png
  • X
  • LinkedIn
  • Youtube
White Theme Bouquet
White Theme Bouquet
White Theme Bouquet
White Theme Bouquet
White Theme Bouquet
White Theme Bouquet
White Theme Bouquet
White Theme Bouquet
White Theme Bouquet
White Theme Bouquet
White Theme Bouquet
White Theme Bouquet
White Theme Bouquet
White Theme Bouquet
White Theme Bouquet
White Theme Bouquet
White Theme Bouquet
White Theme Bouquet
White Theme Bouquet
White Theme Bouquet
White Theme Bouquet
White Theme Bouquet
White Theme Bouquet
White Theme Bouquet
White Theme Bouquet
REBECCA is powered by a consortium of 25 partners , bringing all the background knowledge needed and documented expertise across all necessary fields.
CONSORTIUM
COORDINATOR

Iakovos Mavroidis

CTO at EXAPSYS
Iakovos Mavroidis is a highly skilled researcher and engineer with a Ph.D. in Electronic and Computer Engineering from the Technical University of Crete and a Master's in Computer Science from the University of California, Berkeley.
His expertise lies in digital systems design, hardware-software partitioning, and FPGA acceleration, with extensive experience in academic research, teaching, and contributions to several EU projects related to computing and telecommunications systems.

Iakovos Mavroidis

COORDINATOR
Iakovos Mavroidis is a highly skilled researcher and engineer with a Ph.D. in Electronic and Computer Engineering from the Technical University of Crete and a Master's in Computer Science from the University of California, Berkeley.
His expertise lies in digital systems design, hardware-software partitioning, and FPGA acceleration, with extensive experience in academic research, teaching, and contributions to several EU projects related to computing and telecommunications systems.
bottom of page